Energy Efficient High Performance Processors
Haj-Yahya, Jawad, Mendelson, Avi, Ben Asher, Yosi, Chattopadhyay, Anupam
Produktnummer:
186b6876aa891b46259706952a48ebc5ed
Autor: | Ben Asher, Yosi Chattopadhyay, Anupam Haj-Yahya, Jawad Mendelson, Avi |
---|---|
Themengebiete: | Compiler-Directed Power Management Dynamic-Optimizations Energy-Efficiency Fine-grain Power Breakdown Firmware Algorithm Green High-Performance-Computing (HPC) Power-Estimation Skylake Based Systems Superscalars Power-Management Symbolic Execution for Energy Modeling (SEEM) |
Veröffentlichungsdatum: | 04.04.2018 |
EAN: | 9789811085536 |
Sprache: | Englisch |
Seitenzahl: | 165 |
Produktart: | Gebunden |
Verlag: | Springer Singapore |
Untertitel: | Recent Approaches for Designing Green High Performance Computing |
Produktinformationen "Energy Efficient High Performance Processors"
This book explores energy efficiency techniques for high-performance computing (HPC) systems using power-management methods. Adopting a step-by-step approach, it describes power-management flows, algorithms and mechanism that are employed in modern processors such as Intel Sandy Bridge, Haswell, Skylake and other architectures (e.g. ARM). Further, it includes practical examples and recent studies demonstrating how modem processors dynamically manage wide power ranges, from a few milliwatts in the lowest idle power state, to tens of watts in turbo state. Moreover, the book explains how thermal and power deliveries are managed in the context this huge power range. The book also discusses the different metrics for energy efficiency, presents several methods and applications of the power and energy estimation, and shows how by using innovative power estimation methods and new algorithms modern processors are able to optimize metrics such as power, energy, and performance. Different power estimation tools are presented, including tools that break down the power consumption of modern processors at sub-processor core/thread granularity. The book also investigates software, firmware and hardware coordination methods of reducing power consumption, for example a compiler-assisted power management method to overcome power excursions. Lastly, it examines firmware algorithms for dynamic cache resizing and dynamic voltage and frequency scaling (DVFS) for memory sub-systems.

Sie möchten lieber vor Ort einkaufen?
Sie haben Fragen zu diesem oder anderen Produkten oder möchten einfach gerne analog im Laden stöbern? Wir sind gerne für Sie da und beraten Sie auch telefonisch.
Juristische Fachbuchhandlung
Georg Blendl
Parcellistraße 5 (Maxburg)
8033 München
Montag - Freitag: 8:15 -18 Uhr
Samstags geschlossen