Advanced HDL Synthesis and SOC Prototyping
Taraate, Vaibbhav
Produktnummer:
183ae6d3f8053f48a091b4e2a091c40b2d
| Autor: | Taraate, Vaibbhav |
|---|---|
| Themengebiete: | ASIC Prototyping FPGA SOC Synthesis SOC System Level Verification STA scripts |
| Veröffentlichungsdatum: | 18.01.2019 |
| EAN: | 9789811087752 |
| Sprache: | Englisch |
| Seitenzahl: | 307 |
| Produktart: | Gebunden |
| Verlag: | Springer Singapore |
| Untertitel: | RTL Design Using Verilog |
Produktinformationen "Advanced HDL Synthesis and SOC Prototyping"
This book describes RTL design using Verilog, synthesis and timing closure for System On Chip (SOC) design blocks. It covers the complex RTL design scenarios and challenges for SOC designs and provides practical information on performance improvements in SOC, as well as Application Specific Integrated Circuit (ASIC) designs. Prototyping using modern high density Field Programmable Gate Arrays (FPGAs) is discussed in this book with the practical examples and case studies. The book discusses SOC design, performance improvement techniques, testing and system level verification, while also describing the modern Intel FPGA/XILINX FPGA architectures and their use in SOC prototyping. Further, the book covers the Synopsys Design Compiler (DC) and Prime Time (PT) commands, and how they can be used to optimize complex ASIC/SOC designs. The contents of this book will be useful to students and professionals alike.
Sie möchten lieber vor Ort einkaufen?
Sie haben Fragen zu diesem oder anderen Produkten oder möchten einfach gerne analog im Laden stöbern? Wir sind gerne für Sie da und beraten Sie auch telefonisch.
Juristische Fachbuchhandlung
Georg Blendl
Parcellistraße 5 (Maxburg)
8033 München
Montag - Freitag: 8:15 -18 Uhr
Samstags geschlossen